

UNITED STATES PATENT AND TRADEMARK OFFICE  
CERTIFICATE OF CORRECTION

Page 1 of 1

PATENT NO. : 7,584,441  
APPLICATION NO.: 10/665,880  
ISSUE DATE : 09/01/2009  
INVENTOR(S) : Alexander Gidon, David Knapp

It is certified that an error appears or errors appear in the above-identified patent and that said Letters Patent is hereby corrected as shown below:

On the cover page, the first line of the Abstract should be corrected as follows:

--A method for generating timing constraint systems, where the constrained object is a digital circuit[.], is provided, where the constraints are generated for the use of a digital logic optimization (syntheses) tool.--

MAILING ADDRESS OF SENDER (Please do not use customer number below):

CADENCE DESIGN SYSTEMS, INC.  
2655 Seely Avenue, Bldg. 5  
San Jose, CA 95134